Logo

Educated Owl Books
Help Login / SignUp (0)
Sell with us!
Design Automation for Timing-Driven Layout Synthesis

Design Automation for Timing-Driven Layout Synthesis

by Sachin S. Sapatnekar, S. M. Kang Paperback 2012

⭐ 0.0 rating
⭐ 0.0 out of 5 0 global ratings
5 star
65%
4 star
20%
3 star
10%
2 star
3%
1 star
2%
| 📖 0 saved | ✅ 0 verified
  • Author: Sachin S. Sapatnekar, S. M. Kang
  • ISBN 13: 9781461363934
  • ISBN 10: 1461363934
  • Publication Year: 2012
  • Language: English

Specifications

Index-10 1461363934
Index-13 9781461363934
Language English

✨ Readers also enjoyed...

View All →
Designing Digital Computer Systems with Verilog

Designing Digital Computer Systems…

David J. Lilja, Sachin S. Sapatnekar

Inquire
Designing Digital Computer Systems with Verilog

Designing Digital Computer Systems…

David J. Lilja, Sachin S. Sapatnekar

Inquire
Electromigration Inside Logic Cells : Modeling, Analyzing and Mitigating Signal Electromigration in NanoCMOS

Electromigration Inside Logic Cell…

Gracieli Posser, Sachin S. Sapatnekar, Ricardo Reis

Inquire
Layout Optimization in VLSI Design

Layout Optimization in VLSI Design

Bing Lu, Ding-Zhu Du, Sachin S. Sapatnekar

Inquire
Routing Congestion in VLSI Circuits : Estimation and Optimization

Routing Congestion in VLSI Circuit…

Sachin S. Sapatnekar, Prashant Saxena, Rupesh S. Shelar

Inquire